Atrenta Focuses on IP Quality, Chip Assembly and RTL Hand-off in Upcoming Seminar Series

lizLPR's picture
Printer-friendly versionPrinter-friendly versionPDF versionPDF version

Atrenta will present seminar series on new solutions and methodologies to accelerate quality IP selection, IP integration and SoC assembly, and successful RTL hand-off.

Events scheduled for Ottawa, Austin, Silicon Valley and Bangalore

SAN JOSE, Calif. — August 18, 2011 — Atrenta Inc., a leading provider of SoC Realization solutions for the semiconductor and electronic systems industries, today announced plans for a seminar series that presents new solutions and methodologies to accelerate quality IP selection, IP integration and SoC assembly, and successful RTL hand-off.

The series, “Fast Track Your SoC Design,” is currently scheduled in four locations worldwide:

Ottawa, Canada – Tuesday, September 13, 2011
Austin, Texas – Tuesday, September 20, 2011
Santa Clara, Calif. – Tuesday, September 27, 2011
Bangalore, India – Thursday, October 13, 2011

Additional locations will be scheduled at a later date.

The events will feature presentations from Atrenta design and product experts, as well as Atrenta customers, examining the challenges designers encounter as they look for IP, qualify it, pick the right architecture, assemble the SoC, and get it ready for RTL handoff – all while being pressured by shrinking time-to-market windows and cost constraints.

“As any missteps in the design process today may lead to lengthy delays and additional costs, designers can quickly find themselves in design gridlock,” said Mike Gianfagna, vice president of marketing at Atrenta. “In this seminar series, we will explain how Atrenta’s advanced methodologies and solutions for SoC analysis and assembly can help you fast track your SoC design with greater confidence, bypassing design gridlock and successfully handing off at RTL.”

To register or for more information on the seminar series, please visit http://www.atrenta.com/fastracksoc.

About Atrenta
Atrenta is a leading provider of SoC Realization solutions for the semiconductor and electronic systems industries. As one of the largest private electronic design automation companies, Atrenta provides a comprehensive SoC Realization solution that delivers higher quality semiconductor IP, predictable design coherence, automated chip assembly and improved implementation readiness. Its SpyGlass® and GenSys® products and GuideWare reference methodologies open the way for broader deployment of system on chip (SoC) devices in the marketplace, improving time to market, reducing implementation costs and lowering risk. With over 170 customers, including 18 of the top 20 semiconductor and consumer electronics companies, Atrenta enables the most complex SoC designs in the world. Atrenta, the SoC Realization Company. www.atrenta.com.
*******************************************************

© 2011 Atrenta Inc. All rights reserved. Atrenta, the Atrenta logo, SpyGlass and GenSys are registered trademarks of Atrenta Inc. All others are the property of their respective holders.

This press release contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this press release.


Press Contact:
Tiffany Sparks/Liz Massin
2077 Gateway Place
Suite 300
San Jose, CA 95110
USA

408-467-4280
http://www.atrenta.com
**f**n*@a**e**a.com/liz@leepr.com
Email partially hidden to block spam. Please use the contact form here.
Contact Tiffany Sparks/Liz Massin
Email the contact person for this press release. Do not send spam or irrelevant message.
CAPTCHA
This question is for testing whether you are a human visitor and to prevent automated spam submissions.
7 + 3 =
Solve this simple math problem and enter the result. E.g. for 1+3, enter 4.



Copy this html code to your website/blog and link to this press release.