Juniper Networks Completes World’s First Network Instruction Set Processor Design Using Mentor Graphics Calibre and Design-for-T
WILSONVILLE, Ore., November 3, 2009– Mentor Graphics Corporation (NASDAQ: MENT) today announced that Juniper Networks has completed the world’s first network instruction set processor IC using Mentor Graphics®physical verificationandsilicon testtools.
Juniper’s new processor is part of Juniper’s latest Junos® Trio chipset that enables the delivery of Juniper’s MX-3D platforms. “We went with the Calibre® verification platform because it gives a high level of confidence in the manufacturability of our design,” said Debashis Basu, senior director of Foundation Technologies at Juniper Networks. “With a design of this size, we needed a solution that could deliver fast turnaround time. The Calibre user interface environment and scripting capability helped us to find and debug problems quickly, and automate chip assembly.”
Juniper employed a combination of Mentor’s embedded deterministic test pattern generation and memory BIST products to meet demanding test requirements. With hundreds of separate embedded memories, Juniper’s design presented a real test challenge to minimize routing congestion, enable at-speed testing, and keep real estate required for BIST controllers to a minimum. Juniper was able to achieve their objectives using Mentor’s modular test flow, embedded deterministic pattern compression, and efficient memory BIST technology.
“Mentor Graphics is focused on providing solutions that meet the newest challenges our customers are facing at advanced IC technology nodes,” said Joseph Sawicki, vice president and general manager for the Design-to-Silicon division at Mentor Graphics. “For physical design verification, testing and DFM, our goal is to deliver best-in-class technology through integrated platforms that also provide maximum flexibility to adapt to each customer’s unique requirements and design flows.”
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $800 million and employs approximately 4,425 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site:http://www.mentor.com/.
Mentor Graphics and Calibre are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)
For more information, please contact:
Gene Forte
Mentor Graphics
503.685.1193
Sonia Harrison
Mentor Graphics
503.685.1165
More User Press Releases
- Mentor Graphics Delivers Optimized Android Development System for the OMAP35x Processors from Texas Instruments
- Mentor Graphics Signs Authorize Pty, Ltd. as New Distributor in Australia
- New Mentor Graphics Tessent YieldInsight Product Improves IC Yield through Statistical Analysis of Test Failure Data
- Mentor Graphics Outlines Strategy to Unify Silicon Test and Yield Analysis
- Mentor Graphics Delivers Must-have Reference for the Open Verification Methodology (OVM)
- Mentor Graphics Analog/mixed-signal Simulators Enable Widex to Verify Wireless Chip for New Clear440 Product
- Trident Microsystems Adopts Mentor Graphics Veloce Hardware Emulator to Accelerate Time-To-Market for their Next Generation Digi
- TSMC Selects Calibre Physical Verification Platform for Integrated Sign-off Flow
- Mentor Graphics Catapult C Synthesis Selected by Fujitsu QNET to Achieve Significant Reduction in Power Consumption
- GLOBALFOUNDRIES Selects Mentor Graphics Calibre Platform for Computational Lithography and DFM Enablement
