|
Thu, 02/20/2025 - 14:27 |
Karsten Einwich to Receive Accellera Systems Initiative Technical Excellence Award |
Accellera |
|
Tue, 02/04/2025 - 14:35 |
Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release |
Accellera |
|
Tue, 03/05/2024 - 08:47 |
Accellera Announces IEEE 1800-2023 Standard Available Through IEEE GET Program |
Accellera |
|
Mon, 12/12/2022 - 13:32 |
Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification |
Imperas |
|
Thu, 01/20/2022 - 06:36 |
Cadence Announces Full DRAM Verification Solution for Automotive, Data Center, and Mobile Applications |
Cadence |
|
Wed, 09/22/2021 - 01:51 |
Cadence Accelerates Development of Mobile, Automotive and Hyperscale Systems with the Helium Virtual and Hybrid Studio |
Cadence |
|
Wed, 09/15/2021 - 18:06 |
ImperasDV - industrial quality RISC-V processor verification made easy |
Imperas |
|
Sun, 09/05/2021 - 06:41 |
ImperasDV - quality RISC-V CPU verification made easy |
Imperas |
|
Wed, 06/30/2021 - 15:35 |
SystemC Evolution Fika June 2021 |
Accellera |
|
Wed, 03/03/2021 - 13:57 |
Synopsys Announces Euclide to Accelerate Design and Verification Productivity |
Synopsys |
|
Thu, 02/25/2021 - 03:49 |
Imperas reunites with SystemVerilog Co-Founders at DVCon 2021 |
Imperas |
|
Tue, 12/15/2020 - 21:37 |
UVM Reference Implementation Aligned with IEEE 1800.2-2020 Standard |
Accellera |
|
Wed, 11/18/2020 - 20:41 |
Draft of Accellera Portable Test and Stimulus Standard 2.0 Now Available for Public Review |
Accellera |
|
Wed, 08/12/2020 - 16:34 |
Cadence Delivers Machine Learning-Optimized Xcelium Logic Simulation with up to 5X Faster Regressions |
Cadence |
|
Tue, 07/21/2020 - 11:24 |
OpenHW Ecosystem Implements Imperas RISC-V reference models for Coverage Driven Verification of Open Source CORE-V processor IP cores |
Imperas |
|
Wed, 07/15/2020 - 18:02 |
Great Collaboration on Teaching Verification with Bosch Sensortec and HTW Dresden |
Cadence |
|
Tue, 07/14/2020 - 11:21 |
Synopsys Announces Industry's First JEDEC DDR5 Verification IP for Next-Generation DRAM/DIMM Designs |
Synopsys |
|
Mon, 03/23/2020 - 16:43 |
Synopsys Delivers Industry's First Ethernet 800G Verification IP for Next-Generation Networking and Communications Systems |
Synopsys |
|
Tue, 02/25/2020 - 18:35 |
Philipp A. Hartmann to Receive Accellera Systems Initiative Technical Excellence Award |
Accellera |
|
Mon, 02/24/2020 - 17:01 |
Imperas announce first reference model with UVM encapsulation for RISC-V verification |
Imperas |
|
Tue, 01/14/2020 - 17:14 |
MathWorks Speeds FPGA and ASIC Verification with Universal Verification Methodology (UVM) Support |
MathWorks |
|
Tue, 11/19/2019 - 14:45 |
UVM-AMS Working Group Formed to Standardize UVM Analog/Mixed-Signal Extensions |
Accellera |
|
Wed, 07/31/2019 - 07:34 |
Accellera Announces Public Source Code Repository |
Accellera |
|
Wed, 07/17/2019 - 15:25 |
6 Reasons to Become a Verification Engineer |
PLDA |
|
Tue, 07/16/2019 - 08:28 |
Cadence Delivers Portable Test and Stimulus Methodology and Library |
Cadence |
